This repository has been archived on 2024-01-26. You can view files and clone it, but cannot push or open issues or pull requests.
light-theremin/light-theremin.sch

301 lines
5.8 KiB
Text
Raw Normal View History

2013-07-28 19:21:52 +02:00
v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 49900 42900 1 0 0 gnd-1.sym
N 42000 48500 42400 48500 4
2013-07-28 19:21:52 +02:00
{
T 41400 48100 5 10 0 1 0 0 1
netname=BATT+
2013-07-28 19:21:52 +02:00
}
C 51500 45700 1 0 0 speaker-2.sym
2013-07-28 19:21:52 +02:00
{
T 53500 48200 5 10 0 0 0 0 1
device=SPEAKER
T 51800 47200 5 10 1 1 0 0 1
refdes=SPK1
T 51600 45800 5 10 1 1 0 0 1
value=8 Ohm
T 51500 45700 5 10 0 1 0 0 1
footprint=RCY600
2013-07-28 19:21:52 +02:00
}
C 50300 47300 1 0 0 capacitor-4.sym
2013-07-28 19:21:52 +02:00
{
T 50500 48400 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 50500 47800 5 10 1 1 0 0 1
refdes=C3
T 50500 48000 5 10 0 0 0 0 1
symversion=0.1
T 50800 47800 5 10 1 1 0 0 1
value=100u
T 50300 47300 5 10 0 0 0 0 1
footprint=RCY100P
2013-07-28 19:21:52 +02:00
}
C 49000 46400 1 90 0 capacitor-1.sym
2013-07-28 19:21:52 +02:00
{
T 48300 46600 5 10 0 0 90 0 1
2013-07-28 19:21:52 +02:00
device=CAPACITOR
T 48400 47000 5 10 1 1 0 0 1
refdes=C2
T 48100 46600 5 10 0 0 90 0 1
2013-07-28 19:21:52 +02:00
symversion=0.1
T 48400 46600 5 10 1 1 0 0 1
value=0.1u
T 49000 46400 5 10 0 1 0 0 1
footprint=CK05_type_Capacitor
2013-07-28 19:21:52 +02:00
}
C 46500 44800 1 0 0 capacitor-1.sym
2013-07-28 19:21:52 +02:00
{
T 46700 45500 5 10 0 0 0 0 1
2013-07-28 19:21:52 +02:00
device=CAPACITOR
T 46600 45300 5 10 1 1 0 0 1
refdes=C1
T 46700 45700 5 10 0 0 0 0 1
2013-07-28 19:21:52 +02:00
symversion=0.1
T 47000 45300 5 10 1 1 0 0 1
value=0.1u
T 46500 44800 5 10 0 1 0 0 1
footprint=CK05_type_Capacitor
2013-07-28 19:21:52 +02:00
}
C 45600 46400 1 90 0 resistor-2.sym
2013-07-28 19:21:52 +02:00
{
T 45250 46800 5 10 0 0 90 0 1
device=RESISTOR
T 45700 46900 5 10 1 1 0 0 1
refdes=R1
T 45700 46700 5 10 1 1 0 0 1
value=2k2
T 45600 46400 5 10 0 1 0 0 1
footprint=R025
}
C 50100 43400 1 90 0 resistor-2.sym
{
T 49750 43800 5 10 0 0 90 0 1
device=RESISTOR
T 50200 43900 5 10 1 1 0 0 1
refdes=R4
T 50200 43700 5 10 1 1 0 0 1
2013-09-22 22:24:08 +02:00
value=220
T 50100 43400 5 10 0 1 0 0 1
footprint=R025
}
C 48200 46400 1 90 0 resistor-2.sym
{
T 47850 46800 5 10 0 0 90 0 1
device=RESISTOR
T 47700 46900 5 10 1 1 0 0 1
refdes=R3
T 47600 46700 5 10 1 1 0 0 1
value=10k
T 48200 46400 5 10 0 1 0 0 1
footprint=R025
}
C 48000 44900 1 0 0 resistor-2.sym
{
T 48400 45250 5 10 0 0 0 0 1
device=RESISTOR
T 48200 45200 5 10 1 1 0 0 1
refdes=R2
T 48500 45200 5 10 1 1 0 0 1
2013-09-22 22:24:08 +02:00
value=8k2
T 48000 44900 5 10 0 1 0 0 1
footprint=R025
}
C 54600 46200 1 90 0 resistor-2.sym
{
T 54250 46600 5 10 0 0 90 0 1
device=RESISTOR
T 54700 46700 5 10 1 1 0 0 1
refdes=R6
T 54700 46500 5 10 1 1 0 0 1
2013-09-22 22:24:08 +02:00
value=330
T 54600 46200 5 10 0 1 0 0 1
footprint=R025
}
C 53600 46200 1 90 0 resistor-2.sym
{
T 53250 46600 5 10 0 0 90 0 1
device=RESISTOR
T 53700 46700 5 10 1 1 0 0 1
refdes=R5
T 53700 46500 5 10 1 1 0 0 1
2013-09-22 22:24:08 +02:00
value=330
T 53600 46200 5 10 0 1 0 0 1
footprint=R025
}
C 49400 44500 1 0 0 2N3904-2.sym
{
T 50260 44787 5 10 1 1 0 0 1
device=2N3904
T 50300 45000 5 10 1 1 0 0 1
refdes=Q1
T 50304 45406 5 10 0 0 0 0 1
footprint=TO92
}
C 45900 45300 1 90 0 ldr-1.sym
{
T 45550 45700 5 10 0 0 90 0 1
device=RESISTOR
T 44700 45600 5 10 1 1 0 0 1
refdes=LDR1
T 44100 45400 5 10 1 1 0 0 1
device=905014 (tbc.)
2013-09-22 22:24:08 +02:00
T 44500 45200 5 10 0 1 0 0 1
footprint=ACY100
}
C 49600 43500 1 90 0 ldr-1.sym
{
T 49250 43900 5 10 0 0 90 0 1
device=RESISTOR
T 48400 43800 5 10 1 1 0 0 1
refdes=LDR2
T 47800 43600 5 10 1 1 0 0 1
device=905014 (tbc.)
2013-09-22 22:24:08 +02:00
T 48300 43400 5 10 0 1 0 0 1
footprint=ACY100
}
C 43000 46800 1 0 0 4007-2.sym
{
T 43000 48100 5 10 1 1 0 0 1
refdes=U1
T 43800 51600 5 10 0 0 0 0 1
device=4007
T 43800 52000 5 10 0 0 0 0 1
footprint=DIP14
2013-07-28 19:21:52 +02:00
}
N 45500 46100 45500 46400 4
N 44000 47300 44000 47700 4
N 44000 47500 46000 47500 4
N 45500 47300 45500 47500 4
N 43000 47500 43000 45000 4
N 43000 45000 46500 45000 4
2013-07-28 19:21:52 +02:00
{
T 43000 45000 5 10 0 1 0 0 1
netname=OscFeedback
}
N 45500 45000 45500 45300 4
N 47000 47300 47000 47700 4
N 47000 47500 47500 47500 4
N 47500 47500 47500 45000 4
N 47400 45000 48000 45000 4
{
T 47400 45000 5 10 0 1 0 0 1
netname=OscOut
}
N 43200 48500 54500 48500 4
{
T 43200 48500 5 10 0 1 0 0 1
netname=+9V
}
N 50000 48500 50000 48100 4
N 47000 48100 47000 48500 4
N 44000 48100 44000 48500 4
N 49000 47500 48800 47500 4
N 50000 45500 50000 45900 4
N 48100 45900 50000 45900 4
{
T 48100 45900 5 10 0 1 0 0 1
netname=PreAmpOut
}
N 48900 45000 49400 45000 4
{
T 48900 45000 5 10 0 1 0 0 1
netname=PreAmpIn
}
N 49200 44300 49200 45000 4
C 43900 46400 1 0 0 gnd-1.sym
C 46900 46400 1 0 0 gnd-1.sym
C 49900 46400 1 0 0 gnd-1.sym
N 50000 46700 50000 46900 4
N 48800 47500 48800 47300 4
{
T 48800 47500 5 10 0 1 0 0 1
netname=AmpIn
}
N 48800 45900 48800 46400 4
N 48100 46400 48100 45900 4
N 48100 47300 48100 48500 4
N 44000 46700 44000 46900 4
N 47000 46700 47000 46900 4
N 50000 44300 50000 44500 4
N 49200 43200 50000 43200 4
N 50000 43200 50000 43400 4
N 49200 43200 49200 43500 4
N 50000 47500 50300 47500 4
{
T 50000 47500 5 10 0 1 0 0 1
netname=AmpOut
}
C 51400 45400 1 0 0 gnd-1.sym
N 51200 47500 51500 47500 4
N 51500 47500 51500 46900 4
{
T 51500 47500 5 10 0 1 0 0 1
netname=SPK+
}
N 51500 46500 51500 45700 4
N 53500 48200 53500 48500 4
N 54500 48200 54500 48500 4
N 53500 47300 53500 47100 4
N 54500 47300 54500 47100 4
C 53400 45400 1 0 0 gnd-1.sym
N 53500 45700 53500 46200 4
N 54500 46200 54500 46000 4
N 54500 46000 53500 46000 4
C 54400 48200 1 270 0 led-2.sym
{
T 54700 47800 5 10 1 1 0 0 1
refdes=LED2
T 55000 48100 5 10 0 0 270 0 1
device=LED
T 54400 48200 5 10 0 1 0 0 1
footprint=T1.75_LED
}
C 53400 48200 1 270 0 led-2.sym
{
T 53700 47800 5 10 1 1 0 0 1
refdes=LED1
T 54000 48100 5 10 0 0 270 0 1
device=LED
T 53400 48200 5 10 0 1 0 0 1
footprint=T1.75_LED
}
C 42400 48500 1 0 0 switch-spst-1.sym
{
T 42800 49200 5 10 0 0 0 0 1
2013-07-28 19:21:52 +02:00
device=SPST
T 42700 48800 5 10 1 1 0 0 1
refdes=S1
T 42400 48500 5 10 0 0 0 0 1
footprint=switch-1
}
C 41800 47500 1 270 0 battery-3.sym
{
T 42500 47200 5 10 0 0 270 0 1
device=BATTERY
T 41400 47000 5 10 1 1 0 0 1
refdes=B1
T 42750 47200 5 10 0 0 270 0 1
symversion=0.1
T 41400 46800 5 10 1 1 0 0 1
value=9V
2013-09-22 22:24:08 +02:00
T 41100 46600 5 10 0 1 0 0 1
footprint=ACY600
}
C 41900 45200 1 0 0 gnd-1.sym
N 42000 48500 42000 47500 4
{
T 41800 48600 5 10 0 1 0 0 1
netname=BATT+
}
N 42000 46400 42000 45500 4
2013-09-22 22:24:08 +02:00
T 51600 40800 9 24 1 0 0 0 1
Light Theremin
T 53900 40100 9 10 1 0 0 0 1
Uwe Lippmann
T 53900 40400 9 10 1 0 0 0 1
2013-09-23
2013-09-22 22:24:08 +02:00
T 51000 40100 9 10 1 0 0 0 1
1
T 51500 40100 9 10 1 0 0 0 1
1